EDN - Voice of the Engineer
网页2024年9月26日 · Carver Mead Says Neuromorphic Efficiency Can Help AI. In this episode of Brains and Machines, we chat with Carver Mead about parallelism, neural net efficiency and risk taking. Electronic Design News (EDN) is an electronics community for engineers, by engineers. Find the latest articles, magazines, tools, and blogs in the industry.
USB Type-C PD 3.0 Specification, Charging and Design - EDN
网页2021年6月25日 · The first one—Power Delivery 2.0—supports fixed output voltages including 5, 9, 12, 15, or 20V at specific operating currents, for example 3 A. The second specification—PD 3.0—includes programmable power supply (PPS), a feature that allows the USB Type-C charger’s output voltage to be adjusted in increments as small as 20 mV …
Setup and Hold Time Basics - EDN
网页2012年4月19日 · Hold time is defined as the minimum amount of time after the clock’s active edge during which data must be stable. Violation in this case may cause incorrect data to be latched, which is known as a hold violation. Note that setup and hold time is measured with respect to the active clock edge only.
Eye Diagram Basics: Reading, Analyzing and Applying
网页2011年12月16日 · An eye diagram is a common indicator of the quality of signals in high-speed digital transmissions. An oscilloscope generates an eye diagram by overlaying sweeps of different segments of a long data stream driven by a master clock. The triggering edge may be positive or negative, but the displayed pulse that appears after a delay …
Gate level simulations: verification flow and challenges - EDN
网页2014年3月5日 · Simulations are an important part of the verification cycle in the process of hardware designing. It can be performed at varying degrees of physical abstraction: (a) Transistor level. (b) Gate level. (c) Register transfer level (RTL) Advertisement. In many companies RTL simulations is the basic requirement to signoff design cycle, but lately ...
Parametric on-chip variation: A step towards accurate timing analysis
网页2019年8月7日 · To model these parameter variations, a few engineers came up with the on-chip variation (OCV) model. The concept of OCV was first introduced in technology nodes above 90nm. The fundamental idea behind OCV is to apply global derates on the whole design irrespective of the type of cells, its individual variation or its slew-load conditions.
1U vs. 2U vs. 3U: Rack Units Explained | EDN
网页2013年4月3日 · 1U equals 1.75-inches (44.45mm) of rack height. 2U rack mount height would be 2 x 1.75”, which equals 3.5-inches high. 3U height would be 3 x 1.75” = 5.25-inches. It should be noted that the 1U, 2U, 3U, etc., heights are maximum dimensions. In order to allow for mechanical tolerances and to provide some space between panels, …
How to Measure Electrical Power - EDN
网页2012年8月9日 · Power Measurement Basics. DC power measurement is relatively simple as the equation is simply watts = volts x amps. For AC power measurement, the power factor (PF) introduces complexity as watts = volts x amps x PF. This measurement of AC power is referred to as active power, true power or real power.
Clock Domain Crossing Techniques & Synchronizers - EDN
网页2014年9月30日 · In general, a conventional two flip-flop synchronizer (2-FF) is used for synchronizing a single bit level signal. As shown in Figure 1 and Figure 2 , flip flop A and B1 are operating in asynchronous clock domain. There is probability that while sampling the input B1-d by flip flop B1 in CLK_B clock domain, output B1-q may go into metastable state.
Top 10 Uses Of The Internet - EDN
网页1995年12月21日 · At least 85% of the inhabitants of cyberspace send and receive e-mail. Some 20 million e-mail messages cross the Internet every week. 2. Research. 3. Downloading files. 4. Discussion groups. These include public groups, such as those on Usenet, and the private mailing lists that ListServ manages.